~aleteoryx/muditaos

ref: 321f56e7744bc9f2cb487f1612cf77eb1ca6e3c7 muditaos/module-bsp/board/rt1051/bsp/lpm/CpuFreqLPM.cpp -rw-r--r-- 1.7 KiB
321f56e7 — Lefucjusz [MOS-1032] Fix misleading 'Save' button behavior when setting time 2 years ago 
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

// Copyright (c) 2017-2023, Mudita Sp. z.o.o. All rights reserved.
// For licensing, see https://github.com/mudita/MuditaOS/LICENSE.md

#include "CpuFreqLPM.hpp"
#include "fsl_dcdc.h"

namespace bsp
{
    CpuFreqLPM::CpuFreqLPM()
    {}

    void CpuFreqLPM::SetCpuFrequency(CpuFreqLPM::CpuClock freq)
    {
        switch (freq) {
        case CpuClock::CpuClock_Osc_4_Mhz:
            CLOCK_SetMux(kCLOCK_PeriphMux, PeriphMuxSourceOsc_24MHz);
            CLOCK_SetDiv(kCLOCK_AhbDiv, AhbDiv6);
            break;
        case CpuClock::CpuClock_Osc_12_Mhz:
            CLOCK_SetMux(kCLOCK_PeriphMux, PeriphMuxSourceOsc_24MHz);
            CLOCK_SetDiv(kCLOCK_AhbDiv, AhbDiv2);
            break;
        case CpuClock::CpuClock_Osc_24_Mhz:
            CLOCK_SetMux(kCLOCK_PeriphMux, PeriphMuxSourceOsc_24MHz);
            CLOCK_SetDiv(kCLOCK_AhbDiv, AhbDiv1);
            break;
        case CpuClock::CpuClock_Pll2_66_Mhz:
            CLOCK_SetDiv(kCLOCK_AhbDiv, AhbDiv8);
            CLOCK_SetMux(kCLOCK_PeriphMux, PeriphMuxSourcePll2_528MHz);
            break;
        case CpuClock::CpuClock_Pll2_132_Mhz:
            CLOCK_SetDiv(kCLOCK_AhbDiv, AhbDiv4);
            CLOCK_SetMux(kCLOCK_PeriphMux, PeriphMuxSourcePll2_528MHz);
            break;
        case CpuClock::CpuClock_Pll2_264_Mhz:
            CLOCK_SetDiv(kCLOCK_AhbDiv, AhbDiv2);
            CLOCK_SetMux(kCLOCK_PeriphMux, PeriphMuxSourcePll2_528MHz);
            break;
        case CpuClock::CpuClock_Pll2_528_Mhz:
            CLOCK_SetDiv(kCLOCK_AhbDiv, AhbDiv1);
            CLOCK_SetMux(kCLOCK_PeriphMux, PeriphMuxSourcePll2_528MHz);
            break;
        }

        /* Set SystemCoreClock variable. */
        SystemCoreClockUpdate();
    }
} // namespace bsp